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Abstract. Nowadays, veriﬁcation of digital integrated circuit has been
focused more and more from the timing and area ﬁeld to current and
power estimations. The main problem with this kind of veriﬁcation is
on the lack of precision of current estimations when working at higher
levels (logic, RT, architectural levels). To solve this problem it is not only
necessary to use good current models for switching activity but, also, it
is necessary to calculate this switching activity with high accuracy. In
this paper we present an alternative to estimate current consumption
using logic-level simulation. To do that, we use a simple but accurate
enough current model to calculate the current consumption for each sig-
nal transition, and a delay model that obtains high accuracy when it is
used to measure the switching activity (the Degradation Delay Model
-DDM-). In the paper we present the current model for CMOS inverter,
the characterization process and the model implementation in the logic
simulator HALOTIS that includes the DDM. Results show a high accu-
racy in the estimation of current curves when compared to HSPICE, and
a potentially large improvement over conventional approaches.
1 Introduction
Veriﬁcation of digital integrated circuits is a key point during the design process.
Veriﬁcation tasks take place at the diﬀerent design level: layout, logic-level, archi-
tectural and system levels. Due to the increasing scale of integration developed
during the last two decades, more and more interest is devoted to veriﬁcation at
higher levels, including system and software levels [1–4].
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On the other hand, veriﬁcation interest has been moving more and more from
the timing and area ﬁeld to current and power estimations, the main motivations
being switching noise and energy consumption calculations. The ﬁrst one is an
important factor limiting the accuracy of the analog part in mixed-signal circuits
[5], while the second is becoming a major design condition due to the increasing
diﬃculties to dissipate the power generated by high performance processors and
the need to operate low-power devices on batteries [6].
In this scenario, electrical simulation and veriﬁcation is mainly limited to
the optimization of basic building blocks. Filling the gap between electrical and
system veriﬁcation is logic-level simulation. While whole system simulation is
not feasible at the logic level any more, major system parts, up to several mil-
lions of transistors, are still manageable at the logic-level. That makes logic-level
simulation the more accurate alternative available in many practical cases when
the rough system-level estimations are not useful.
Facing the new challenges cited above, EDA (Electronic Design Automation)
vendors have been incorporating current and power estimation facilities to their
logic-level simulation tools (PRIMEPOWER [7], XPOWER [8], POWERTOOL
[9]). Current/power estimations at the logic level are generally obtained in a two-
phase procedure: ﬁrst, logic-level simulation takes place and switching activity
at every node is computed. Then, power consumed at every node is computed
by using charge-based power models. On the other hand, current curves may be
generated during logic-level simulation by using current models in a event-driven
basis [10, 11].
Since these approaches are basically correct, switching activity estimations at
the logic level has been traditionally largely overestimated [12, 13], mainly due to
the fact that conventional behavioural models are not able to accurately handle
the propagation of glitches and input collisions [14, 15]. This way, well implanted
commercial tools may easily overestimate switching activity (then current and
power) from 30% to 100% [12, 16].
On the contrary, it has been shown in [17] that it is possible to develop be-
havioural models that catch the dynamic nature of the switching process at the
logic level (e.g. Degradation Delay Model -DDM- [17]). The immediate conse-
quence of this is a natural ability to accurately handling the generation, propa-
gation and ﬁltering of glitches.
The objective of this paper is to show that using this kind of dynamic be-
havioural modelling, the accuracy of logic-level estimations of the supplied cur-
rent is largely improved. To do that, current estimation capabilities have been
incorporated to a previously developed logic-level simulation tool named HALO-
TIS [18]. Since the tool already incorporates the DDM, switching activity is ac-
curately handled. Current estimation is computed during the simulation process
by applying a current model to every signal transition in the internal nodes of
the circuit, generating a set of partial current curves. These current curves are
summed up after simulation to generate the global current proﬁle of the circuit.
Although this work is still in its early stages, results are very promising if we
consider that, in our opinion, there is still plenty room to improve the process,
specially the current modelling. In the next section, we introduce the current
model that is incorporated in the simulator in order to obtain current curves.
Model characterization and validation is done in section 3. Implementation issues
are discussed in section 4, while preliminary results are presented in section 5.
Finally, we will summarize the main conclusions.
2 Current Model
Global current calculation is obtained by summing up the current driven by each
circuit cell individually from the power supply. For a given cell we assume that
the current only circulates during the logic switching of the cell’s output. Fig. 1
shows the currents involved in a CMOS inverter structure when a raising output
transition takes place. The main currents taken from Vcc during the inverter’s
switching process are Icl and ISC . Icl is the current that charges the inverter
output node, and ISC is the short-circuit current which goes directly from Vcc
to GND while the NMOS part is still conducting. When we deal with raising
output transitions, the total current driven from the power supply is the sum of
Icl and ISC . For falling output transitions, the capacity CL is discharged, and
the only component taken from the power supply is ISC .
Fig. 1. CMOS Inverter currents during logic switching
The actual current curve in the gate, as obtained with HSPICE [19] electrical
simulator, is shown in Fig. 2-b. Our model proposes to ﬁt the actual current curve
by a triangle-shaped, two-pieces linear curve. The triangle approximation can be
seen in Fig. 2-a.
This approach is similar to that proposed by other authors [10, 11], but using
a simpler characterization method. The triangular shape is deﬁned by three
points: the triangle starting point instant (Tb), the current maximum value and
the instant when it takes place (Tmax,Imax), and the instant time where the
triangle ends (Te).
These points can be approximated as follows: Tb is the instant when the input
transition starts and the point Te is the instant when the output transition ends,
which are both known. To calculate Imax and Tmax we use the model proposed
in [20]. In that work, the authors obtain the following equations:
Imax =
√
Kp ×Wp × V 2DD(CL + CSC)
τin
(1)
(a) (b)
Fig. 2. Inverter switching curves. a) Triangle current model. b) HSPICE simulation
Tmax =
(CL + CSC)VDD
Imax
(2)
where Kp and Wp are respectively the transconductance factor and width of the
PMOS transistor, VDD is the supply voltage, CSC is the short-circuit capacitance
as deﬁned in [20] and τin is the transition time of the input.
On the other hand, for falling output transitions we only have to consider
the short-circuit current ISC , so that:
Imax =
√
Kn ×Wn × V 2DD × CSC
τin
(3)
In this case, Tmax is the time when input transition crosses the inverter input
threshold.
The proposed model allows the calculation of an approximated, triangle-
shaped current curve for every output transition of a cell, only based on cell
parameters and timing data provided during logic simulation.
3 Current Model Validation and Characterization
To validate the model proposed in the previous section, we have simulated the
behavior of CMOS inverter built using a 0.35µm technology. This simulation has
been carried out with HSPICE. The objective is to check the Imax dependence
with respect to τin and CL. For this reason, we will express the equation1 as
follow:
I2max =
V 2DD
τin
(QCL + R) (4)
In this equation we can see the linear dependence of I2max with CL and 1/τin,
where Q and R are gate-level model parameters that hides the internals of the
cell. This dependence has been checked by plotting I2max values versus CL for
diﬀerent τin, and also, I2max values versus τin for diﬀerent CL. Fig. 3 shows the
circuit conﬁguration used to obtain simulation data. The ﬁrst and second inverter
in the chain are used to achieve realistic input transition waveforms at the input
of inv3, which is the cell under study. The interest of working with realistic
transitions in inv3 is in the high variation of Imax values observed when linear
(artiﬁcial) input transitions are used. On realistic transitions, τin is measured
taking the 30% and 70% reference points with respect to the full supply rail.
Fig. 3. Inverter characterization circuit
The simulations have been carried out for a range of typical values of τin
and CL. τin is altered in a realistic way by modifying CT in the circuit. The
design space explored includes fast and slow input transitions and light and
heavy loads. To get this, CT and CL values take the inverter input capacity
(Cin) as a reference, where Cin is:
Cin = (Wn + Wp)× L× Cox (5)
where Wn and Wp are the NMOS and PMOS widths respectively, L is the MOS
length and Cox is the oxide capacitance by unit area.
In Fig. 4-a we show the curves representing I2max versus CL/Cin for diﬀerent
τin and its linear regressions. The Fig. 4-b shows I2max the curves I
2
max versus
τin for diﬀerent CL/Cin and its linear regressions.
Based on these linear regressions it is possible to extract values for Q and
R parameters of equation 4. Q and R values are mostly independent of loading
and input transition time conditions. Moderate input ramps and typical load-
ing conditions are used to compute Q and R values. As an example, inverter
parameters for a raising output under conditions given by CT = 2 × Cin and
CL = 2× Cin gives:
Q = (4.67± 0.28)× 10−5A/V 2, R = (5.94± 0.46)× 10−19A2s/V 2 (6)
4 Model Implementation in HALOTIS
HALOTIS [18] is a logic-level simulator that is being developed in our research
group. It’s main feature is the inclusion of the Degradation Delay Model (DDM).
(a) (b)
Fig. 4. (a) I2max vs. CL for diﬀerent τin. (b) I
2
max vs. τin for diﬀerent CL
HALOTIS, through the use of the DDM, has demonstrated a drastic accuracy
improvement over conventional simulation tools thanks to the novel and precise
treatment of glitch generation and propagation. HALOTIS also implements a
Conventional Delay Model (CDM), that it is a delay model without the degra-
dation eﬀect. This facility makes it possible to easily evaluate how the DDM
improves simulation results. It is also interesting to note that accounting for the
degradation eﬀect introduces a negligible overhead in the logic simulation pro-
cess. Currently, HALOTIS is able to read digital circuit netlists in VERILOG
[21] format and read patterns in MACHTA [22] format. It is designed in a modu-
lar way to enable for new functionality to be easily added as research on models
and algorithm improves.
The current model described in section 2 has been included in the simulation
engine through a new source code module that implements equations (2) and (4)
corresponding to Tmax and Imax respectively. The rest of the necessary parame-
ters to compute the current waveform associated to each transition (Te and Tb in
Fig. 2-a) are already available during the simulation process. Additionally, the
set of parameters for each gate now also includes Q and R parameters measured
using the characterization process described in section 3.
When a new output transition is generated during simulation process, the
new module processes this transition and calculates the points of the triangle
that deﬁnes the current waveform associated with that output transition. All
triangles are stored in a data type which is processed after simulation to generate
the general current proﬁle of the circuits, i.e. the current generated by the power
supply as a function of time. The data available can also be used to locate hot
spots or noisy nodes, although these applications have not been explored yet.
5 Simulation Results
The eﬀect of summing up individual current components for every signal tran-
sition is better appreciated in multi-level digital circuits, where transitions and
current waveforms overlap for a period of time. Also, glitch conditions, evolution
and eventual ﬁltering will more likely take place as logic depth increases. Thus,
a simple but adequate circuit to demonstrate the possibilities of the proposed
model and its combination with the degradation eﬀect is a chain of gates like
that depicted in Fig. 5. The quality of the results is measured by comparing to
circuit-level simulation using HSPICE.
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Fig. 5. Inverter chain
Two types of input patterns are simulated. The ﬁrst example is intended
to show the current model accuracy in the absence of degradation eﬀect. The
second pattern will make degradation eﬀect to take place and will rise up the
beneﬁts of using a dynamic behavioural model like the DDM.
The ﬁrst case is a wide pulse applied to the ﬁrst inverter in the chain. This
pulse is fully propagated through the inverter chain and no degradation eﬀect
takes place since the input pulse is wide enough to avoid that. The voltage
waveforms obtained at selected internal nodes of the chain with HSPICE and
HALOTIS are shown in Fig. 6-a and Fig. 6-b respectively. Logic-level simulation
with HALOTIS matches HSPICE results quite well, and it can be seen how
HALOTIS takes input transition times into account and reﬂects that in the
plot. We note here that logic simulation results using the Degradation Delay
Model (DDM) or a Conventional Delay Model (CDM) without degradation are
the same since degradation eﬀect does not take place for these stimuli.
(a) (b)
Fig. 6. Single input pulse voltage waveforms. (a) HSPICE (b) HALOTIS
As it has already be explained, current components for every transition is
computed during simulation. The complete current waveform obtained by sum-
ming up these components is plotted in Fig. 7, besides the current curve gen-
erated by HSPICE. It can be easily observed how the current curve generated
by HALOTIS quite well matches HSPICE results. Specially, current peaks are
quite accurately reproduced.
The second example simulates a pulse train applied at the input of the chain.
In this case, the pulses are narrow enough to degrade from logic level to logic.
Some of the pulses will be ﬁltered at some point in the chain. Simulated voltage
Fig. 7. Single input pulse current waveform
waveforms at even nodes using HSPICE are depicted in Fig. 8, while logic simu-
lation considering the degradation eﬀect (DDM) is in Fig. 9. It can be seen that
the initial pulse train is degraded through the chain and some pulses are ﬁltered
until a single wide pulse is propagated to the output of the chain. This eﬀect is
reproduced both by HSPICE and HALOTIS when using the DDM. However, a
conventional delay model (CDM) would propagate the full pulse train unaltered
Fig. 8. Pulse train HSPICE voltage waveforms
Fig. 9. Pulse train HALOTIS voltage waveforms with degradation eﬀect (DDM)
(Fig. 10). This behaviour and its implication on the switching activity has been
reported in detail in [16, 18]. This time, the current waveforms calculated using
the DDM and the CDM diﬀer since the CDM will consider additional transi-
tions and current componets that are actually ﬁltered. Fig 11 compares HSPICE
and HALOTIS results using both DDM and CDM models. Like in the previous
example, simulation using the DDM gives results that are similar to HSPICE
results. In particular, current peaks are again very accurately determined.
Fig. 10. Pulse train HALOTIS voltage waveforms without degradation eﬀect (CDM)
Fig. 11. Pulse train current waveforms. HSPICE, DDM and CDM comparison
Simulation without degradation eﬀect (CDM) gives much worse results, even
though the core behavioural model is the same that the one used by the DDM.
6 Conclusions
In this contribution a simple current model for logic transitions that can be used
in logic-level simulators to obtain current estimations has been presented. The
proposed model has been implemented in a experimental logic-level simulation
tool that combines the current equations with the so-called Degradation Delay
Model to obtain accurate current waveforms at the logic level when compared
to electrical simulators like HSPICE. It has been demonstrated that, despite its
simplicity, the proposed model provides with accurate results while keeping the
speed up of logic-level over electrical simulation (2 to 3 orders of magnitude). It
has also been shown that including the degradation eﬀect in logic simulation is
a key point in order to achieve some level of accuracy, since conventional delay
models will largely overestimate the switching activity, thus current, yielding to
useless results despite the accuracy of the internal current model.
The combination of the DDM and logic-level current models appears as a
good alternative to current estimations (and derived applications) at the logic
level.
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